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Compressive sensing (CS) describes how sparse signals can be accurately reconstructed from many fewer samples than required by
the Nyquist criterion. Since MRI scan duration is proportional to the number of acquired samples, CS has been gaining signiﬁcant
attention in MRI. However, the computationally intensive nature of CS reconstructions has precluded their use in routine clinical
practice.Inthiswork,weinvestigatehowdiﬀerentthroughput-orientedarchitecturescanbeneﬁtoneCSalgorithmandwhatlevels
of acceleration are feasible on diﬀerent modern platforms. We demonstrate that a CUDA-based code running on an NVIDIA Tesla
C2050 GPU can reconstruct a 256 × 160 × 80 volume from an 8-channel acquisition in 19 seconds, which is in itself a signiﬁcant
improvement over the state of the art. We then show that Intel’s Knights Ferry can perform the same 3D MRI reconstruction in
only 12 seconds, bringing CS methods even closer to clinical viability.
1.IntroductionandMotivation
Magnetic resonance imaging (MRI) is a noninvasive medical
imaging modality commonly used to investigate soft tissues
in the human body. Clinically, MRI is attractive as it oﬀers
ﬂexibility, superior contrast resolution, and use of only
nonionizing radiation. However, as the duration of a scan is
directly proportional to the number of investigated spectral
indices, obtaining high-resolution images under standard
acquisition and reconstruction protocols can require a
signiﬁcant amount of time. Prolonged scan duration poses
a number of challenges in a clinical setting. For example,
during long examinations, patients often exhibit involuntary
(e.g., respiration) and/or voluntary motion (e.g., active
response to discomfort), both of which can impart spatial
blurring that may compromise diagnosis. Also, high tem-
poral resolution is often needed to accurately depict physio-
logical processes. Under standard imaging protocols, spatial
resolutionmustunfortunatelybesacriﬁcedtopermitquicker
scan termination or more frequent temporal updates.
Rather than executing a low spatial resolution exam,
contemporary MRI protocols often acquire only a subset
of the samples associated with a high-resolution exam and
attempttorecovertheimageusingalternativereconstruction
methods such as homodyne detection [1] or compressive
sensing (CS). CS theory asserts that the number of samples
needed to form an accurate approximation of an image is
largely determined by the image’s underlying complexity
[2, 3]. Thus, if there exists a means of transforming the
image into a more eﬃcient (i.e., sparse or compressible)
representation, less time may actually be required to collect
the data set needed to form the high-resolution image [4].
Background-suppressed contrast-enhanced MR angiog-
raphy (CE-MRA) is a very natural clinical target for CS
methods.Asthediagnosisofmanyconditionslikeperipheral
vascular disease are based on both vessel morphology and
hemodynamics, high spatial and temporal resolution images
are consequently needed. CS enables the acquisition of all of
this information in a single exam. Although several authors
(e.g., [5–8]) have successfully demonstrated the application
of CS methods to CE-MRA, the computationally intensive
natureof theseapplications hasso farprecluded their clinical
viability (e.g., published CS reconstruction times for a single
3D volume (CE-MRA or not) are often on the order of2 International Journal of Biomedical Imaging
hours [4, 7, 9–11]). As the results of a CE-MRA exam are
often needed as soon as the acquisition completes (either
for immediate clinical intervention or to guide additional
scans),itisnotpracticaltowaitfortheresultofanycurrently
implemented CS reconstructions. Instead, linear or other
noniterative reconstructions that can be executed online
(e.g., [12]) must be used even if they provide suboptimal
results.
With the goal of reducing CS+MRI reconstruction times
to clinically practical levels, several authors have recently
considered the use of advanced hardware environments
for their reconstruction implementations. Most of these
techniques have focussed on the reconstruction of MRI data
acquired using phased-array (i.e., multicoil) receivers, as
this is the dominant acquisition strategy used in clinical
practice. Chang and Ji [13, 14] considered a coil-by-
coil approach to reconstructing phased-array MRI data.
Although this strategy leads to natural task parallelization,
with each element of a multicore processor independently
handling the reconstruction on one coil image, they only
demonstrated reconstruction times on the order of minutes,
per 2D slice which is not clinically viable. Moreover, disjoint
reconstruction of phased-array MRI data is well known
to exhibit suboptimal performance when compared against
joint reconstruction strategies like SENSE [15]a n dG R A P P A
[16] and so, this strategy is of limited utility. Murphy et
al. [17] later demonstrated that the SPIRiT reconstruction
algorithm [18], which is a generalization of GRAPPA [16],
can be signiﬁcantly accelerated using graphics processors.
They generated high-quality parallel image reconstructions
in on the order of minutes per 3D volume, representing a
signiﬁcant advance towards clinical feasibility. More recently,
Trzasko et al. [7, 8, 19] demonstrated CS reconstructions of
time-resolved 3D CE-MRA images acquired using parallel
imaging and a state-of-the-art Cartesian acquisition with
a projection-reconstruction-like sampling (CAPR) strategy
[12] also in a matter of only minutes per 3D volume using
an advanced code implementation on a cluster system [20].
Their algorithm, which is essentially a generalization of
SENSE [15] that employs auxiliary sparsity penalties and
an eﬃcient inexact quasi-Newton solver, was demonstrated
to yield high quality reconstruction of 3D CE-MRA data
acquired at acceleration rates upwards of 50x.
In this paper, we focus on Trzasko et al.’s CS+MRI
reconstruction strategy for 3D CE-MRA and investigate the
development, optimization, and performance analysis on
several modern parallel architectures, including the latest
quad- and six-core CPUs, NVIDIA GPUs, and Intel Many
Integrated Core Architecture (Intel MIC). Our optimized
implementation on a dual-socket six-core CPU is able to
reconstruct a 256×160×80 volume of the neurovasculature
froman8-channel,10x accelerated(i.e.,90%undersampled)
data set within 35 seconds, which is more than a 3x improve-
ment over other conventional implementations [8, 19].
Furthermore, we show that our CS implementation scales
verywelltothelargernumberofcoresintoday’sthroughput-
oriented architectures. Our NVIDIA Tesla C2050 implemen-
tation reconstructs the same dataset in 19 seconds, while our
Intel’s Knights Ferry further reduces the reconstruction time
to 12 seconds, which is considered clinically viable. Finally,
our research simulator shows that the reconstruction can be
done in 6 seconds on 128 cores, suggesting that many-core
architecturesareapromisingplatformforCSreconstruction.
2. Methods
2.1. Acquisition and Recovery of CE-MRA Images. Following
[12], CAPR adopts a SENSE-type [15] parallel imaging
strategy. As such, the targeted data acquisition process for
o n et i m ef r a m ec a nb em o d e l e da s
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where f is a discrete approximation of the underlying image
of interest, Γc is the cth coil sensitivity function, F is the 3D
discrete Fourier transform (DFT) operator, Φ is a (binary)
sampling operator that selects a prescribed subset of k-
space values, n is complex additive white Gaussian noise
(AWGN), and gc is signal observed by the cth coil sensor. As
described in [19], raw CAPR k-space data is background-
subtracted and view-shared prior to execution of the CS
reconstruction procedure. We let hc(t) denote the result after
such preprocessing of gc.
It was demonstrated in [8, 19] that background-
suppressed CE-MRA images acquired by systems of the form
in(1)canbeaccuratelyrecoveredby(approximately)solving
the following unconstrained optimization problem:
  v = argmin
v J(v),( 2 )
where the cost functional
J(v) = α
 
n∈η
P(Dnv)+
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c=1
 ΦF Γcv −hc 
2
2,( 3 )
Dn is the ﬁnite spatial diﬀerence operator for some oﬀset
direction n (in the neighborhood η), and the penalty
functional
P(v) =
 
x∈Ω
ρ(v(x)),( 4 )
for some concave metric functional ρ(·)[ 21]. Following [7],
the nonconvex Laplace functional
ρ(·) = 1 −exp
 
σ
−1|·|
 
, σ ∈ [0,∞) (5)
is herein adopted. Although not considered here, the  1-
norm (ρ(·) =|·| ) could also be used if so desired.
2.2. Numerical Optimization. In [7], an eﬃcient inexact
quasi-Newton algorithm was proposed for (approximately)
solving (2) to reconstruct CAPR CE-MRA images. For
completeness, this algorithm is brieﬂy reviewed. Recall thatInternational Journal of Biomedical Imaging 3
complex quasi-Newton iterations [22] are typically of the
form
vi+1 = vi − B−1(vi)L(vi),( 6 )
where the gradient of J(v)( t a k e nw i t hr e s p e c tt ov [23]) and
B(·) is an approximation of the complex Hessian of J(v).
The term “inexact” arises when Δi is only approximately
determined, such as via truncated conjugate gradient (CG)
iteration. More speciﬁcally, given (3),
L(vi) = α
 
n∈η
D
∗
n Λ(Dnvi)Dnvi
+
C  
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(7)
where the ( > 0 smoothed) diagonal operator
Λ(Dnvi)(x,x) =
1
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In their work, Trzasko et al. [8, 19] adopted the following
analytical linear Hessian approximation:
B(vi) =
α
2
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∗ΦF Γc,( 9 )
which can be considered a generalization of Vogel and
Oman’s “lagged diﬀusivity” model [24] for total variation
(TV) denoising and deblurring. For improved convergence,
decreasing continuation is also performed on the functional
smoothing parameter,  [25].
In [19], an eﬃcient C++ implementation of the
above algorithm employing the templated class frame-
work described by Borisch et al. [20] and both the
MPI (http://www-unix.mcs.anl.gov/mpi/)a n dO p e n M P
(http://www.openmp.org/) libraries was described and exe-
cuted on an 8-node dedicated reconstruction cluster, where
each node had two 3.4GHz Intel Xeon processors and
16GB memory. For a single 256 × 160 × 80 head volume
reconstruction from 8-channel data and only 6 diﬀerence
neighbors, reconstruction times of slightly less than 2
minutes were reported. Although these times represent a
signiﬁcant advancement over other existing works, they are
still too long for routine clinical use.
3. Experiments
We used ﬁve datasets (two artiﬁcial and three clinical) to
analyze the CS performance on three platforms: Intel CPUs,
NVIDIA GPUs, and Intel MIC.
3.1. Experimental Data and Reconstruction Speciﬁcations.
Five datasets are used for our experiments, whose volume
size and memory footprint are: (256 × 64 × 64, 224MB),
(256×160×32, 280MB), (256×160×80, 700MB), (256×
160×84,735MB),and(256×160×88,770MB),intheorder
ofdataset1to5,respectively.Datasets1and2wereartiﬁcially
generated, Dataset 3 represents a noncontrast-enhanced
brain, and Datasets 4 and 5 represent contrast-enhanced
vasculature. All MRI data were acquired on a 3T GE Signa
scanner(v.20)usingan8-channelheadarrayusingtheCAPR
acquisition sequence. Prior to reconstruction, view sharing
was performed on datasets 3–5, and background reference
subtraction on dataset 4 and 5 as described in [12]. For
all experiments, 5 outer and 15 inner (CG) iterations were
executed under W = 1 (corresponding to 26 ﬁnite diﬀerence
neighbors). -continuation(0.1reduction)wasperformedat
each outer iteration. Figure 1 shows the current clinical [12]
andCS-type reconstruction[19] resultsfordataset 5. The CS
reconstruction results for all versions optimized for diﬀerent
architectures discussed below were visually identical to that
shownhere.AllarchitecturesarecompliantwithIEEEsingle-
precision ﬂoating-piont arithmetic standard [26].
3.2. Computing Architectures
Intel Core i7 Processor. The Intel Core i7 processor is an
×86-based multicore architecture which provides four/six
cores (731M/1.17B transistors) on the same die. It features
a superscalar out-of-order core supporting 2-way hyper-
threading and 4-wide SIMD. Each coreis backed by 32KB L1
and 256KB L2 caches, and all cores share an 8MB/12MB L3
cache. Quad and six-core CPUs provide 100 Gﬂops and 135
Gﬂops of peak single-precision computation respectively,
as well 32GB/s of peak memory bandwidth. To optimize
CS on Core i7 processors, we took advantage of its SSE4
instructions using the Intel ICC auto-vectorizing compiler
as well as hand-vectorization intrinsics. We parallelized the
code with OpenMP and adopted a highly optimized FFT
implementation from Intel’s Math Kernel Library (MKL)
10.2.
NVIDIA Tesla. The NVIDIA Tesla C2050 [27, 28]( 3 B
transistors) provides 14 multiprocessors, each with 32 scalar
processing units that share 128KB of registers and a 64KB
on-chip memory. 32 scalar units are broken into two
groups, where each group runs in lockstep. It features a
hardware multithreading, which allows hundreds of thread
contexts running concurrently to hide memory latency.
All multiprocessors share a 768KB L2 cache. The on-chip
memory is software conﬁgurable, and it can be split into a
48KB cache and a 16KB shared memory space, or vice versa.
Its peak single-precision computing performance is about
1.03 Tﬂops and its on-board GDDR memory provides up to
144GB/s bandwidth. We used the CUDA [29] programming
environmenttoimplementCSonTeslaC2050.CUDAallows
programmers to write a scalar program that is automatically
organized into thread blocks to be run on multiprocessors.
CUDA provides an open source FFT library (CUFFT 3.1
[30]) although more optimized FFT implementations such
as Nukada and Matsouka’s [31] have been published.
3.2.1. Intel’s Knights Ferry. Intel MIC is an Aubrey Isle- [32]
based platform and Intel’s Knights Ferry [33] is its ﬁrst
silicon implementation with 32 cores running at 1.2GHz.4 International Journal of Biomedical Imaging
(a) (b)
(c) (d)
Figure 1: Sagittal maximum intensity projection (MIP) images (column 1) and coronal cross-section images (column 2) for test data set
5. (a-b) represent the current clinical reconstruction protocol result, and (c-d) represent the CS reconstruction. Note the relatively superior
vascular conspicuity and parotid gland homogeneity in the CS reconstruction images.
It is an ×86-based many-core processor based on small
in-order cores that combines the full programmability of
today’sgeneral-purposeCPUarchitectureswiththecompute
throughput and memory bandwidth capabilities of modern
GPU architectures. Each core is a general-purpose processor,
which has a scalar unit based on the Pentium processor
d e s i g n ,a sw e l la sav e c t o ru n i tt h a ts u p p o r t s1 63 2 - b i tﬂ o a t
or integer operations per clock. It is equipped with two levels
of cache: a low latency 32KB L1 cache and a larger globally
coherent total 8MB L2 cache that is partitioned among the
cores. It oﬀers a peak throughput of 1.2 Tﬂops (single-
precision). Because Intel MIC is based on ×86, it provides
a natural extension to the conventional ×86 programming
models. Thus, we could use similar data and thread level
implementation as on Core i7 processors.
3.3. Assessment of Computational Burden. Figure 2(a) shows
the overview of our CS implementation. The targeted CS
reconstruction algorithm is composed of multiple iterations
of 3D matrix arithmetics. We divide the reconstruction
model outlined in (6) into six stages based on the loop
structure (denoted as Stage1, Stage2, etc.). More speciﬁcally,
Stage1, Stage2,a n dStage3 correspond with computation of
the left and right terms of (7), respectively. Analogously,
Stage4, Stage5,a n dStage6 correspond with computation
of the left and right terms of (9), respectively. Each stage
performs a series of matrix computations such as elemen-
twise additions and 3D FFTs. The pie chart in Figure 2(b)
shows the execution time breakdown of the key kernels.
FFT3D (performed in Stage2 and Stage5) is the most time-
consuming and accounts for 46% of the total execution time.
To achieve optimal performance, FFT requires architecture-
speciﬁc optimization. Thus, we use the best FFT libraries
available for each architecture. Simple elementwise matrix
arithmetics (Matrix) are the second most time-consuming
kernels. Because they stream large amount of data from/to
the main memory, our optimizations focus on hiding latency
and utilizing bandwidth eﬃciently. Diﬀ3D (in Stage1 and
Stage4) calculates the diﬀerences from the original matrix
to its shifted copy. Since the same data are used multipleInternational Journal of Biomedical Imaging 5
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Figure 2: (a) CS implementation overview. (b) Execution time breakdown.
times, we block the matrix to exploit data reuse in fast on-die
memories. GEval (in Stage1 and Stage3) performs transcen-
dental operations such as division and exponentiation that
are implicit within (8). On GPUs, we take advantage of fast
math functions; however, the performance gain due to the
faster math is marginal because GEval comprises only 7% of
the total execution time.
4. Architecture-Aware Optimization
Architecture-aware optimization can improve performance
signiﬁcantly. Naive implementation often misses a large
amount of performance potential. In order to realize
maximum performance potential, we discuss a number
of important architecture-aware optimizations for our CS
implementation. Our optimization techniques are general,
andthuscanbeappliedtoallthreearchitectures(CPU,GPU,
andIntelMIC).Inparticular,sinceaCPUandMICsharethe
same programming model, an optimized CPU code can be
ported to Intel MIC without much modiﬁcation. However,
the CUDA programming model is quite diﬀerent from a
CPU’s. It requires signiﬁcant eﬀort to port a CPU code to
GPUs, and it may be easier to program it from scratch for
GPUs.
4.1. Vectorizing and Multithreading. We take advantage
of modern parallel architectures through vectorizing and
multithreading our CS implementation. The main data
structures in CS are 3D matrices. Because each element of
the matrix is computed independently in most kernels, we
exploit the element-level parallelism. In other words, we can
pack multiple elements into a vector computation and/or
divide elements among multiple threads arbitrarily, without
concern of data dependency.
We start by vectorizing the inner-most loop of 3D
m a t r i xk e r n e l s .Ak e r n e li su s u a l l yi sc o m p o s e do ft h r e e
nested loops for each of the dimensions, x, y,a n dz,a s
shown in Figure 3(a). Because there is no data dependency
between elements, it is possible to vectorize within any of
the iterations. However, it is most eﬃcient to vectorize the
inner-mostloop,sinceitexhibitssequentialmemoryaccesses
along the x axis. Vectorization along the y or z axis requires
gathering elements from nonsequential memory locations,
resulting in poor performance. In addition, most loops in CS
do not contain data-dependent control ﬂow diversions (i.e.,
“if”statements),whichhelpsmaintainhighvectoreﬃciency.
Second, we perform 3D partitioning of the 3D matrix
evenly among multiple threads, as shown in Figure 3(b).
For each partition, the computation requirement is almost
identical, and memory access patterns are very regular.
Thus, our coarse-grain static partitioning provides good
loadbalancing.Thoughﬁne-graindynamicpartitioningmay
provide better load balancing, it gives rise to interthread
communication overhead. In dynamic partitioning, a par-
tition that is assigned to a thread at one stage may be
assigned to another thread at another stage, which incurs
data communication from the initial thread to the next. In
our static partitioning, a partition is always assigned to the
same thread throughout multiple stages, thus interthread
communication is not required.
ItisnottrivialtovectorizeandmultithreadFFTduetoits
butterﬂy access patterns and bit-reversal element shuﬄing.
However, this has been studied for decades and optimization
techniques are well known. FFT3D optimization in our CS
implementation uses techniques discussed in [34], details of
which are out of scope of this paper.
4.2. Loop Fusion. Our CS implementation performs a series
of simple elementwise matrix operations. For example,6 International Journal of Biomedical Imaging
for (i = 0;i<Z;i++)
for (j = 0; j<Y ; j ++)
{
{
{
}
}
}
...
// z-axis
// y-axis
// x-axis
for (k = 0;k<X ;k+ = VECTOR WIDTH)
// Vector Computations
(a)
Thread 0 Thread 1
Thread 2 Thread 3
(b)
Figure 3: (a) Vectoring 3-nested loop. (b) Multithreading 3D matrix.
Input
matrix
A
Input
matrix
B
Temp
matrix
Temp
matrix
Temp
matrix
Temp
matrix
Output
matrix
D
Output
matrix
C
Element
multiply
Element
multiply
Exponential
math
Element
square
multiply
Element
add
Figure 4: Example of loop fusion applied for Stage3.
Figure 4 shows a high-level overview of Stage3 which corre-
sponds to assembly of the cost functional gradient deﬁned
in (7) following construction of its elements in Stage1
and Stage2. This stage is composed of ﬁve computation
substages for two input matrices, A and B, and two output
matrices, C and D. More speciﬁcally, A contains the set of all
intermediary data generated using Diﬀ3D and B contains the
set of all intermediary data generated using FFT3D. C then
corresponds to the weighting matrix deﬁned in (8), whereas
D is the entire composite variable in (7). One possible
implementationistoexecuteeachcomputationstageentirely
before proceeding to the next state, as illustrated with the
dotted arrows in the ﬁgure. For example, we ﬁrst multiply
matrices A and B, then we perform an exponentiation of
the result, and so forth. While this approach is easy to
implement, its memory behavior is ineﬃcient. Because each
stage sweeps through the entire 3D matrix and the size of
the matrix is usually larger than the last level cache size,
temporarymatricesbetweenstagescannotberetainedwithin
the cache, which results in cache thrashing, memory traﬃc
increase, and, therefore, overall performance degradation. A
better implementation is to block the computation so that
its temporary data is kept within the cache. Main memory
accesses will occur only at the beginning to read the input
matrix and at the end to write the output matrix. We
optimize even further to process the entire computation at
theelementlevelasshowninthesolidarrowintheﬁgure.We
readanelementfromeachofmatrixAandmatrixB,perform
the ﬁve computations, and write the result to matrix C and
D. Then, we move onto the next element, and so on. This
optimization is called loop fusion, because it fuses multiple
small loops of individual computations into one big loop of
a combined computation. Because it handles one element at
a time, data can be kept in the registers, which eliminates
the need for the temporary matrix and, therefore, removes
intermediate memory loads/stores completely. Also, because
a fused loop performs more computation before it accesses
the next element, it has more time to hide memory latency
through data prefetches.
4.3. Cache Blocking through Data Partitioning. Most matrix
operations in CS read/write only one element from an
input matrix to an output matrix. Once an element is
processed, the same element is not accessed again. However,
Diﬀ3D requires 27 neighbor elements to compute an output
element. In other words, an input element is reused 27International Journal of Biomedical Imaging 7
Scheme 1 Scheme 2
Figure 5: Cache blocking through data partitioning.
1cache line
padding
1cache line
padding
for
2D XY plane
X-axis
Y-axis
256 elements = 16 cache lines
Figure 6: Cache line padding for 3D matrix.
times for 27 diﬀerent output elements. To capture the data
reuse, a cache-aware partitioning is required. For brevity,
we explain our optimization with a 2D matrix shown in
Figure 5. To compute an output, it requires 9 surrounding
inputs. Scheme 1 is a cache-ignorant partitioning. It accesses
elements from the beginning to the end of the current row
before accessing elements in the the next row. It fails to
capture data reuse if the matrix is too large. Initially, it caches
the ﬁrst 3×3 inputs to calculate the ﬁrst output. But when it
reaches the end of the row, the ﬁrst 3 × 3 inputs are likely to
be evicted from the cache if the number of elements touched
during the row traversal exceeds the cache size. As a result,
3 × 3 inputs are reloaded from memory to calculate the ﬁrst
output of the next row even though 2 × 3 of these inputs
have been already read before. Scheme 2 solves this problem
by a cache-aware partitioning. It partitions the matrix in
the middle of the row. Instead of moving to the end of a
row, it stops at the end of the partition and moves down to
the next row. It can reuse the inputs from the previous row
before they are replaced from the cache. When we divide a
matrix into four partitions, scheme 2 will show better cache
behavior than scheme 1. We extend the same cache-aware
data partitioning technique to a 3D matrix to implement
Diﬀ3D.
4.4. Cache Line Padding for 3D Matrix. Though the main
data structure in CS is a 3D matrix, the main memory access
pattern is simple streaming that accesses data from the ﬁrst
to the last sequentially. However, Diﬀ3D and FFT3D also
access data nonsequentially along the y and z axis. Memory
accesses with a large power-of-two stride show poor cache
behavior due to cache conﬂicts. For example, this can occur
whenmultiple data elementsfrom adjacent matrix rowsmap
to the same cache line. As the result, access to the second
XY Plane 2D FFT
1D FFT on
1D FFT on
1D FFT on
X-axis
X-axis
Z-axis
Z-axis
Y-axis
Y-axis
(cache blocking)
Figure 7: Last-level cache blocking for 3D FFT.
element results in the eviction of the ﬁrst element from the
cache. To solve the problem, we pad the matrix as shown
in Figure 6. Each row along the X-axis is padded with one
empty cache line at the end. Without padding, accesses along
the Y- a x i sh a v es t r i d eo f1 6c a c h el i n e s( p o w e ro ft w o ) .W e
break the power-of-two stride by adding one extra cache line
per row, which will reduce cache conﬂict misses. Note that,
inadditiontothepadding attheendofrowalongtheX-axis,
we may also need to add another padding at the end of each
XY 2D plane, if the size of Y dimension is also power of two.
4.5. Last-Level Cache Blocking for 3D FFT. 3D FFT can be
computed as multiple 1D FFTs along the X-, Y-a n dZ-axis.
For a 256 × 160 × 80 matrix as our reference dataset, we
can ﬁrst perform 12800 256-point 1D FFTs along the X-axis,
followed by 20480 160-point 1D FFTs along the Y-axis, and
ﬁnally 40960 80-point 1D FFTs along the Z-axis. However,
performing 1D FFTs, one axis at a time is not cache eﬃcient,
because it requires sweeping the entire matrix, which incurs
a lot of cache misses due to the fact that the matrix does
not ﬁt into last-level cache. Instead, we perform 2D FFTs
for each 2D XY plane, then we perform 1D FFTs for the z
axis, shown in Figure 7.F o rag i v e nz axis value, we preload
the corresponding XY plane to the cache, perform 1D FFTs
along the X-axis then the y axis (a 2D FFT for the entire XY
plane), and then store the resulting XY plane to the memory.
Because last-level caches are usually larger than a single XY
plane (320KB for the reference dataset), our XY plane cache
blocking is very eﬀective in reducing memory bandwidth
requirements. Note that larger last-level caches in Intel Core
i7 processor and Intel’s Knights Ferry than Tesla C2050 are
beneﬁcial for the 2D cache blocking. As each thread/core
works on a diﬀerent XY plane, multiple 2D blocks should be
keptinthecache.Inaddition,asthesizeofdatasetsincreases,
the corresponding 2D blocks also get larger. Therefore, to
achieve good system-level and dataset-level scalability, large
last-level caches are critical.
4.6. Synchronization: Barrier and Reduction. CS is composed
of a large number of parallel stages separated by global
barriers (routines that synchronize threads in a parallel8 International Journal of Biomedical Imaging
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Figure 8: Impact of optimization on a quad-core CPU.
system). When threads ﬁnish computation in the parallel
region, they synchronize on a barrier before proceeding to
the next parallel region. Eﬃcient barrier synchronization is
paramount for high scalability. On a system with a small
n u m b e ro fc o r e ss u c ha sI n t e lC o r ei 7p r o c e s s o r ,b a r r i e r
overhead is only ∼2% of total execution time. But as we
increase the number of threads (i.e., 128 threads on Intel’s
Knights Ferry), we observe up to ∼10% overhead with
our hand-optimized barrier implementation. Without the
optimized barrier, the synchronization overhead would be
toolarge,thereforeresultinginpoorperformance.OnGPUs,
the barrier overhead is even worse. We implement a global
barrier by launching a new kernel, that is, synchronizing
with CPU, which costs one kernel launch overhead at
minimum. While there exist faster barrier implementations
that run entirely on GPU, they require nonstandard memory
consistency model assumption.
Another synchronization primitive used in CS is reduc-
tion. In Stage3 and Stage6,i tr e d u c e sa3 Dm a t r i xt o
one scalar value. To implement this reduction, we used a
software privatization technique. Each thread performs local
reduction into its private scalar variable. After all threads are
done, the global reduction is performed, which aggregates all
local values. To implement the global reduction, we use an
atomic memory operation. While atomics are generally slow
on modern parallel architectures, their overhead in our CS
implementation is small, due to the small fraction of time
spent in the global reduction.
5. Results
We compare performance of our CS implementation on
three modern parallel architectures and provide in-depth
performance analysis from a computer architecture perspec-
tive.
5.1.ImpactofPerformanceOptimization. Weappliedthevar-
ious optimizations discussed in Section 4 to our CS imple-
mentation. We demonstrate the impact of each individual
optimization on overall performance. Figure 8 shows the
performance improvement of our CS implementation ﬁrst
as a single-threaded program on an Intel Core i7 pro-
cessor as we incrementally applied our optimizations and
subsequently as a multithreaded program. The vertical bar
represents the execution time in seconds for each optimiza-
tion step, and the line shows the corresponding relative
speedup over the baseline, Base, which is the original single-
threadedimplementationofthealgorithmcompiledwiththe
highest level of optimization, including autovectorization,
function in-lining, and interprocedural optimization. As our
ﬁrst optimization, we replaced the FFTW [35] used in the
original implementation with the faster Intel MKL. This
results in a 1.15x speedup as represented by the second
bar MKL. Second, we hand-vectorize the codes that can
not be autovectorized by the compiler. Hand-vectorization
provides an additional 1.19x speedup (Vector). Third, we
apply cache blocking to exploit data reuse in the Diﬀ3D
kernel, which shows another 1.10x speedup (Tile). Through
thesethreesingle-threadoptimizations,weachieveanoverall
1.51x speedup over the baseline implementation. To take
advantage of multiple cores/threads, we parallelize the appli-
cation. For FFT3D,weusetheparallelimplementation ofthe
MKL library, and for the other kernels, we hand-parallelize
using the OpenMP library. Parallelization achieves another
1.58x speedup on two cores over the single-core baseline and
a 2.14x speedup on four cores. Overall, by combining the
single-thread optimization and the multithread paralleliza-
tion, we achieve a 3.21x performance improvement from the
baseline implementation, which reduces the total execution
time from 175 seconds (Base)t o5 6s e c o n d s( 4C o r e s ).
5.2. Performance Comparison: CPU, GPU, and Intel MIC.
Figure 9 compares CS performance on three architectures:
Intel dual-socket six-core Core i7 processor (Intel Xeon
processor X5670 at 2.93GHz), NVIDIA Tesla C2050 (at
1.15GHzattachedtoIntelCorei7 processor960at3.2GHz),
and Intel’s Knights Ferry (at 1.2GHz attached to Intel Core
i7 processor 960 at 3.2GHz). We normalize the speedups
with respect to the optimized quad-core Core i7 processor
(Intel Core i7 processor 975 at 3.33GHz) implementation
(56 second runtime) from the previous section and show
them only for dataset 1, 2, and 3. Since their dimensions
are similar, the performance results for datasets 4 and 5
are correspondingly very similar to those for dataset 3 in
termsofbothexecutiontimeandrelativeperformanceacross
diﬀerent architectures. Thus, for the sake of brevity, only
the results for dataset 3 are shown in Figure 9. For Tesla
C2050 and Knights Ferry, we show two speedup bars: one
without data transfer overhead from the CPU host and
the other with the overhead. The data transfer overhead
results in small performancedegradation, because CS spends
signiﬁcant time performing computation, and can hide most
of the data transfer time.
The dual-socket six-core Core i7 processor (total 12
cores) performs about 1.6x faster (35s) than the quad-core
CPU (56s), thanks to the increased core count and memoryInternational Journal of Biomedical Imaging 9
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Table 1: Performance analysis.
Kernel Execution time
breakdown
Speedup of Knights
Ferry/Core i7
FFT3D 46% ∼4x
Diﬀ3D 14% ∼6x
GEval 7% ∼7x
Matrix 33% ∼4x
Overall 100% 4.6x
bandwidth.TheTeslaC2050GPUplatformis2.9xfasterthan
the quad-core CPU for dataset 3. However, its performance
exhibits large variance across datasets. Tesla C2050 shows
about7.5xspeedupfordataset1butshowsonly1.8xspeedup
for dataset 2. For dataset 3 (actual clinical data), Knights
Ferry achieves 4.5x speedup over the quad-core CPU, which
is about 1.57x faster than Tesla C2050. Knights Ferry allows
reconstructing the real anatomical dataset within a clinically
feasible 12 seconds, which is a signiﬁcant improvement over
existing CS implementations.
Note that Core i7 processor and Knights Ferry are more
eﬃcient than Tesla C2050 in terms of resource utilization.
Though Tesla C2050 has about ∼4x peak ﬂops and ∼3x
peak bandwidth than Core i7 processor, it only provides
∼2x performance. Also, while Knights Ferry delivers ∼10%±
ﬂops/bandwidth of Tesla C2050, Knights Ferry shows about
55% speedup over Tesla C2050. Finally, Tesla C2050’s big
performance variance across datasets is due to FFT opti-
mization. We believe that CUFFT 3.1 is specially optimized
for small power of two datasets like dataset 1. Thus, its
FFT performance on dataset 1 is signiﬁcantly better than on
dataset 2 and 3.
6. Discussion
To elucidate the apparent impact architecture choice has on
CS performance, we now provide an in-depth discussion on
the performance of kernel-level operations. We then discuss
the parallel scalability of CS performance to address future
CMP systems.
6.1. In-Depth Performance Analysis. We provide further in-
sights into the achieved performance by breaking down the
entire application into small microkernels and analyzing
the microkernels individually. We focus on the Intel quad-
core Core i7 processor and Intel’s Knights Ferry due to
the lack of performance analysis tools in NVIDIA’s CUDA
environments. Table 1 shows the summary of our analysis.
There are two columns for each kernel. The ﬁrst column
shows the fraction of execution time spent in the kernel
inside the sequential code. The second column shows the
speedup achieved by Knights Ferry over Core i7 processor on
the kernel. Dataset 3 (single-precision complex 256 × 160 ×
80) is used for the analysis.
FFT3D is the most important kernel occupying 46%
of the total execution time. For the reference dataset, the
Intel MKL library achieves ∼3 0G ﬂ o p so nC o r ei 7p r o c e s s o r
and our in-house FFT library achieves ∼175 Gﬂops on
Knights Ferry, which are the best performances that can
be achieved on both architectures today. Therefore, for
FFT3D,w ee s t i m a t e d∼6x speedup of Knights Ferry over
Core i7 processor and actually obtained ∼4x speedup, which
indicates that we might improve Knights Ferry performance
further.
Diﬀ3D performs a 2-point convolution. It subtracts the
original matrix and its shifted matrix by dx, dy,a n ddz: out
=I n - I nShifted( dx, dy, dz). Because the computation is a
simple subtraction and the data size is large (∼200MB), it
is bandwidth bound. Considering the memory bandwidth
of Core i7 processor and Knights Ferry, we expected ∼4x
speedup of Knights Ferry over Core i7 processor. In actual
implementation, we achieved ∼6x speedup, which indicates
that Core i7 processor may have room to improve.10 International Journal of Biomedical Imaging
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Figure 10: Performance scalability of future many-core implemen-
tations.
Table 2: Summary of performance across diﬀerent hardware.
Execution time Speedup
Core i7 processor 1 Core, Not Optimized 175s 1.0x
Core i7 processor 1 Core, Optimized 116s 1.5x
Literature Best [19] ∼100s 1.7x
Core i7 processor 4 Cores 56s 3.1x
Core i7 processor Dual-Socket 12 Cores 35s 5.0x
NVIDIA Tesla C2050 19s 9.2x
Intel’s Knights Ferry (32 Cores) 12s 14.5x
Research CMP Simulation (128 Cores) 6s 29.1x
GEval involves transcendental operations. In our
hand-optimizedmicrobenchmark,exponentiationtakes ∼37
cycles/elementinCorei7processorand ∼0.88cycles/element
in Knights Ferry, and square-root computation takes ∼4.5
cycles/elementinCorei7processorand ∼0.56cycles/element
in Knights Ferry. Based on the microbenchmark perfor-
mance, we estimated ∼8x speedup of Knights Ferry over
Core i7 processor, and its actual performance (∼7x) is close
to our estimation.
Matrix computes simple element-wise arithmetics. In
many cases, it is bandwidth bounded, because computations
aresimpleaddition,subtraction,ormultiplication.However,
we also optimize it by fusing multiple computations together
to exploit register and cache blocking. Considering the
peak memory bandwidth on both architectures, Knights
Ferry is expected to be ∼4x faster than Core i7 processor.
Considering the peak ﬂoating point performance, Knights
Ferry is expected to be ∼12x faster than Core i7 processor.
In reality, we achieved ∼4x speedup of Knights Ferry over
Core i7 processor, which indicates that the kernel is currently
bandwidth-bound on both architectures.
6.2. Future CMP Scalability. Chip multiprocessors (CMPs)
provide applications with an opportunity to achieve much
higher performance, as the number of cores continues
to grow over time in accordance with Moore’s law. For
CMPs to live up to their promise, it is important that as
the number of cores continues to grow the performance
of the application running on CMPs also increases com-
mensurately. To gain insights into how the CS algorithm
will scale on future many-core architectures, we modeled
a feasible but hypothetical future CMP processor (running
at 1GHz with 256KB/core cache) on our cycle-accurate
research simulator and Figure 10 shows its CS performance
scalability. We observe that CS scales well as we increase the
number of cores. In particular, our 64-core conﬁguration
achieves 37x speedup over a single-core conﬁguration, which
is almost 60% parallel eﬃciency. Moving further, our 128-
core conﬁguration achieves 55x speedup over single-core
conﬁguration which is little less than 50% eﬃciency. Table 2
compiles the predicted 128-core acceleration together with
the previously discussed results for Intel Core i7 processor,
NVIDIA Tesla C2050, and Intel’s Knights Ferry. Although
a 256 × 160 × 80 data volume may be considered large
by numerical computing standards, it is relatively small
by modern clinical standards and volumes many times
larger are routinely encountered in practice. Moreover, many
contemporary acquisition trends are migrating from single-
phase to time-resolved paradigms, where a 3D “movie” of
dynamic anatomy and physiology (e.g., of contrast ﬂowing
into and out of vessels) is created. Thus, the scalability of
CMPs is paramount to seeing CS-type and other nonlinear
reconstruction methods become practical for such imaging
scenarios. Overall, existing and future many-core architec-
tures are very promising platforms for accelerating the CS
reconstruction algorithm to make it clinically viable.
7. Conclusion
In this work, we have shown that advanced computing ar-
chitectures can facilitate signiﬁcant improvements in the
performance of CS MRI reconstructions and particularly
that optimized use of modern many-core architectures can
signiﬁcantly diminish the computational barrier associated
with this class of techniques. This suggests that as many-
core architectures continue to evolve, CS methods can be
employed in routine clinical MRI practice. Although CE-
MRA was targeted in this work, the implication of the results
apply to many other MRI applications as well as other areas
in medical imaging such as dose reduction in computed
tomography.
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